

Fig. 1A






Fig. 1B



	3/36	
0	"	
1 2		7 8
A (DQ15) (Vss)		(Vcc) (DQ0)
B (DQ14) (VssQ)	<u>160</u>	(VccQ) (DQ1)
C (VccQ) (DQ13)		(DQ2) (VssQ)
0 (000)		
D (DQ11) (DQ12)		(DQ3) (DQ4)
E (DQ10) (VssQ)		(VccQ) (DQ5)
F 400 / 200		(POS) 4/2-0
F (VccQ) (DQ9)		(DQ6) (VssQ)
G (NC) (DQ8)		(DQ7) (NC)
H (NC) (Vss)		(Vcc) (DQML)
J (NC) DOMH		(WE#) (CAS#)
K (RP#) (CLK)		(RAS#) (NC)
L (VccP) (CKE)		(NC) (CS#)
		33
M (A11) (A9)		(BA1) (BA0)
N (A8) (A7)		(A0) (A10)
P (A6) (A5)		(A2) (A1)
R (A4) (Vss)		(Vcc) (A3)

Fig. 1C



t: 51	
W10 201	
 Fig. 2A	
9 tg. 701	
9 tg. 791	
9 tg. 201	* ***
9 1g. 7y.1	
- 18. 2V.1	
- 18. 2V1	
J 18. 201	
J. G. ZVI	
Fig. 2B	

Fig. 2






Fig. 2A







Fig. 2B












Fig. 4










DON'T CARE

Fig. 6






NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 7






NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 8





NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

DON'T CARE

Fig. 9






Fig. 10







Fig. 11





NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data. For more details, refer to Truth Tables 4 and 5.

DON'T CARE

Fig. 12






Fig. 13






Fig. 14



19/36

ADDRESS RANGE

	\$	arix Pr	on Coll	ini	
	3	FFF C00	FFH 00H	256K-Word Block 15	\
χ ω	333333333	BFF 800	FFH 00H	256K-Word Block 14	
Bank 3	3 3	7FF 400	FFH 00H	256K-Word Block 13	
	3 3	3FF 000	FFH 00H	256K-Word Block 12	
	2 F	FFF C00	FFH 00H	256K-Word Block 11	
Bank 2	BFF 800	FFH 00H	256K-Word Block 10		
	2 7FF FF 2 400 00	FFH 00H	256K-Word Block 9		
	2	3FF 000	FFH 00H	256K-Word Block 8	
	1 '1'-'	FFF COO	FFH 00H	256K-Word Block 7	
Bank 1	1	BFF 800	FFH 00H	256K-Word Block 6	
	1	7FF 400	FFH 00H	256K-Word Block 5	
	_ 1	3FF 000	FFH 00H	256K-Word Block 4	
	0	FFF C00	FFH 00H	256K-Word Block 3	
0	Ŏ	BFF 800	FFH 00H	256K-Word Block 2	
Bank 0	ŏ ŏ	7FF 400	FFH 00H	256K-Word Block 1	220
	0	3FF 000	FFH 00H	256K-Word Block 0	J-220

Word-wide (x16)

Software Lock = Hardware-Lock Sectors
RP# = Vhh to unprotect if either the
block protect or device protect bit is set.

Software Lock = Hardware-Lock Sectors
RP# = Vccto unprotect but must be Vhh
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

Fig. 15






Fig. 16






Fig. 17






Fig. 18






Fig. 19






Fig. 20






Fig. 21






Fig. 22






Fig. 23







Fig. 24










Fig. 26

₩ UNDEFINED







Fig. 27











Fig. 29





 \mathscr{F} ig. 30






Fig. 31






Fig. 32